*************
More Examples
*************

Adder
=====

The directory :file:`examples/adder/` contains an ``adder`` :term:`RTL` in both Verilog and VHDL,
an ``adder_model`` implemented in Python,
and the cocotb testbench with two defined tests — a simple :func:`adder_basic_test` and
a slightly more advanced :func:`adder_randomised_test`.